Q. Architecture of local and global memory among processors can contribute to algorithm performance.

View solution

Q. Which of the following is the first step in FEC decoding?

View solution

Q. FEC operations are ____

View solution

Q. _____ interleave two systematic concatenated codes.

View solution

Q. Which of the following ASIC is preferred in IF stage?

View solution

Q. The access of architecture level functions from component level building blocks may be called _____

View solution

Q. Which of the following options is not an aspect of tunneling facility?

View solution

Q. FPGA’s are designed specifically for fast implementation of ____

View solution

Q. State machines consist of ____ that represents the number of states.

View solution

Q. A state transition maps the relation between ____and ____ to compute the _____

View solution

Q. Which of the following exhibits low efficiency when implemented using FPGA?

View solution

Q. Which of the following is not a layer in the soft radio model proposed by Srikanteswara?

View solution

Q. CORBA IDL is suitable for translating application layer request into a soft radio interface layer request.

View solution

Q. Early DSP devices contained ____ extension and ____ extension.

View solution

Q. Which of the following addressing modes contain operand in the instruction?

View solution

Q. ____ enables context switching.

View solution

Q. Which of the following is not a data format extension?

View solution

Q. Clipper Chip Key – Escrow involves using ____ for security.

View solution

Q. ____ algorithm was used by Clipper Chip Key – Escrow cryptography technique for transmission of information.

View solution

Q. Which of the following is not a programmable INFOSEC module?

View solution