Q. Symbol in the given figure is IEEE symbol for

View solution

Q. For the logic circuit of the given figure, Y =

View solution

Q. The circuit realizes the function

View solution

Q. Which of the following is coincidence logic circuit?

View solution

Q. The circuit of the given figure performs

View solution

Q. Figure given below shows the internal schematic of a TTL AND-OR Invert (AOI) gate, For the input shown in the given figure, the output Y is

View solution

Q. The circuit show in the figure has 4 boxes each described by inputs P, Q, R and outputs y, z with

Y = P Ꚛ Q Ꚛ R, Z = RQ + P̅R + QP̅. The circuit act as a

View solution

Q. The MOS symbol shown indicates that

1. It is depletion type
2. It is enhancement type
3. It is channel
4. It is P-channel
5. Electrons flow from s to D
6. Holes flow from D to s

The true statements are

View solution

Q. For the K map of the given figure the simplified Boolean expression is

View solution

Q. The characteristic equation of an SR flip-flop in given by

View solution

Q. For the following decimal multiplication the result are given in binary numbers, Spot the incorrect relation, if any

View solution

Q. In the DRAM cell in the figure is the Vt of the NMOSFET is 1 V. For the following three combinations of WL and BL voltages.

View solution

Q. The circuit in the given figure is

View solution

Q. The output of the circuit shown below will be of the frequency

View solution

Q. In the given figure Y =

View solution

Q. DeMorgan's second theorem is

View solution

Q. Which of the circuits in the given figure that converts JK flip flop to T flip flop?

View solution

Q. For a D/A converter, inputs and outputs are given. The output corresponding to digital input 01000

View solution

Q. With the switch in STOP position, Y will be equal to

View solution

Q. For the DAC in the given figure V₀=

View solution