Question

The open collector gates in the given figure are tied together. The output Y =

a.

A

b.

B

c.

C

d.

D

Answer: (a).A

Interact with the Community - Share Your Thoughts

Uncertain About the Answer? Seek Clarification Here.

Understand the Explanation? Include it Here.

Q. The open collector gates in the given figure are tied together. The output Y =

Similar Questions

Explore Relevant Multiple Choice Questions (MCQs)

Q. The dual of the function A(B̅C + BC + BC̅) is

Q. For the shaded area in Venn diagram of the given figure, the Boolean expression is

Q. What is the direction of control bus?

Q. How many zone bits are there?

The 8156 of a figure has RAM locations from 2000 H to 20 FFH.

Q. The contents of stack location 2109 H after the call operation will be

Q. For the logic circuit shown in figure, the simplified Boolean expression for the output Y is

Q. In the given figure assume that initially Q = 1 with Clock Pulses being given, the subsequent states of Q will be

Q. In the circuit shown below, the outputs Y1 and Y2 for the given initial condition Y1 = Y2 = 1 and after four input pulses will be

Q. For the logic circuit of the given figure the simplified Boolean expression is

Q. Assertion (A): Gate triggering is the most commonly used method for triggering of an SCR.

Reason (R): Even a small gate current is sufficient to turn on an SCR.

Q. A device which converts BCD to seven segment is called

Q. In 2's complement representation the number 11100101 represents the decimal number

Q. A decade counter skips

Q. BCD input 1000 is fed to a 7 segment display through a BCD to 7 segment decoder/driver. The segments which will lit up are

Q. A ring counter with 5 flip flops will have

Q. The number of distinct Boolean expression of 4 variables is

Q. The fixed count that should be used so that the output register will represent the input for a 6 bit dual slope A/D converter uses a reference of -6v and a 1 MHz clock. It uses a fixed count of 40 (101000).

Q. A memory system of size 16 k bytes is to be designed using memory chips which have 12 address lines and 4 data lines each. The number of such chips required to design the memory system is

Q. In a 7 segment display, LEDs b and c lit up. The decimal number displayed is

Q. A 12 bit ADC is used to convert analog voltage of 0 to 10 V into digital. The resolution is

Recommended Subjects

Are you eager to expand your knowledge beyond Electronics and Communication Engineering? We've handpicked a range of related categories that you might find intriguing.

Click on the categories below to discover a wealth of MCQs and enrich your understanding of various subjects. Happy exploring!