Question
a.
B
b.
A . B
c.
A
d.
A or B
Posted under Electronics and Communication Engineering
Interact with the Community - Share Your Thoughts
Uncertain About the Answer? Seek Clarification Here.
Understand the Explanation? Include it Here.
Q. A + A . B =
Similar Questions
Explore Relevant Multiple Choice Questions (MCQs)
Q. The device 'one shot' has
View solution
Q. If number of information bits is 4, the parity bits in Hamming code are located at bit positions __________ from the LSB.
View solution
Q. A certain JK FF has tpd = 12 n sec the largest MOD counter that can be constructed from these FF and still operate up to 10 MHz is
View solution
Q. Logic analyser is
View solution
Q. The function Y = A B̅ C̅ + AB C̅ + A B̅ C + A̅ BC is to be realized using discrete gates. The inputs available are A, B, C. We need a total of
View solution
Q. A 10 bit D/A converter gives a maximum output of 10.23 V. The resolution is
View solution
Q. In a 4 bit ripple counter using flip flops with tpd = 40 ns, the maximum frequency can be
View solution
Q. What will be FSV in 2 bit BCD D/A converter is a weighted resistor type with ER = 1V, R = 1 MΩ and Rf = 10KΩ
View solution
Q. BCD equivalent of - 8₁₀ is
View solution
Q. The number of inputs and outputs in a full adder are
View solution
Q. The number of digits in hexadecimal system
View solution
Q. Which of these is the most recent display device?
View solution
Q. A NOR gate has 3 inputs A, B, C. For which combination of inputs is output HIGH
View solution
Q. In 2's complement form, - 2 is
View solution
Q. As applied to a flip flop the word edge triggered's means
View solution
Q. A NOR gate is a combination of
View solution
Q. The 2's complement representation of - 17 is
View solution
Q. TTL inverter has
View solution
Q. 4 bit ripple counter and 4 bit synchronous counter are made using flip-flop having a propagation delay of 10 ns each. If the worst case delay in the ripple counter and the synchronous counter be R and S respectively, then
View solution
Q. Two 2's complement number having sign bits X and Y are added and the sign bit of the result is Z. then, the occurrence of overflow is indicated by the Boolean function.
View solution
Recommended Subjects
Are you eager to expand your knowledge beyond Electronics and Communication Engineering? We've handpicked a range of related categories that you might find intriguing.
Click on the categories below to discover a wealth of MCQs and enrich your understanding of various subjects. Happy exploring!