Question

Periodic recharging of the memory cells at regular intervals of 3 to 8 millisecond is required in a

a.

ROM

b.

Static RAM

c.

Dynamic RAM

d.

PLA

Answer: (c).Dynamic RAM

Interact with the Community - Share Your Thoughts

Uncertain About the Answer? Seek Clarification Here.

Understand the Explanation? Include it Here.

Q. Periodic recharging of the memory cells at regular intervals of 3 to 8 millisecond is required in a

Similar Questions

Explore Relevant Multiple Choice Questions (MCQs)

Q. The frequency of the driving network connected between pins 1 and 2 of a 8085 chip must be

Q. Assertion (A): Divide-64 counter is a Mod-64 counter and divides the input frequency by 64

Reason (R): A Mod 64 counter can be obtained by cascading Mod 16 and Mod 4 counters.

Q. In 8085 microprocessor, in order to enable INTR interrupt, which of the following instruction are needed?

Q. The output impedance of a logic pulser is

Q. In a J-K flip flop the input J = K = 1 pulse is about

Q. In a four variable Karnaugh map, eight adjacent cells give a

Q. Binary 1000 multiplied by binary 1000 gives

Q. 11101₂ x 10001₂ =

Q. If tp is the pulse width, Δt is the propagation delay, T is period of pulse train then the following condition can avoid the race around condition

Q. In a Karnaugh map for an expression having 'don't care terms' the don't cares can be treated as

Q. Which of the following pairs of octal and binary numbers are not equal?

Q. With a JK master-slave flip-flop the master is clocked when the clock is __________ , and the slave is triggered when the clock is __________ .

Q. The communicating capacitor reduces turn on time because

Q. Computer virus is a piece of rough software of unknown origin that

Q. In a 4 bit full adder how many half adders and OR gates are required

Q. Which of the following is not a specification of D/A and A/D converters?

Q. Words having 8 bits are to be stored into computer memory. The number of lines required for writing into memory are

Q. In 8085, to disable the whole interrupt system (except TRAP)

Q. The reason for glitches on the outputs of decoding gates on a synchronous counter is

Q. EEPROM is also known as

Recommended Subjects

Are you eager to expand your knowledge beyond Electronics and Communication Engineering? We've handpicked a range of related categories that you might find intriguing.

Click on the categories below to discover a wealth of MCQs and enrich your understanding of various subjects. Happy exploring!