Question

In a positive edge triggered JK flip flop, J = 1, K = 0 and clock pulse is rising Q will

a.

be 0

b.

be 1

c.

show no change

d.

toggle

Answer: (b).be 1

Interact with the Community - Share Your Thoughts

Uncertain About the Answer? Seek Clarification Here.

Understand the Explanation? Include it Here.

Q. In a positive edge triggered JK flip flop, J = 1, K = 0 and clock pulse is rising Q will

Similar Questions

Explore Relevant Multiple Choice Questions (MCQs)

Q. A 16 bit binary adder has

Q. Digital circuits mostly use

Q. What does the B register contain after the first MOV B, A has been executed?

Q. Program counter in a digital computer

Q. __________ switch, a T flip-flop is used as __________ switch, a T flip-flop is used as switch

Q. In a three variable K map four adjacent cells give

Q. In 2 out of 5 code, decimal number 8 is

Q. In 8085 microprocessor, even after a Reset operation which of the following interrupts remains enabled?

Q. A decoder can be used as a demultiplexer.

Q. ADC 0804 is a

Q. Assertion (A): BCD code is used in pocket calculators

Reason (R): BCD code is slower than binary.

Q. In TTL the transistors are driven into and out of saturation.

Q. The most commonly used logic family is

Q. In a JK master slave flip flop

Q. A semiconductor Read-only-Memory basically is

Q. A 4 bit counter with four flip-flops will count upto decimal

Q. Out of the following memory types, one that is volatile is

Q. A number given in binary as 0101.01 is to be scaled up 4 times. The scaled up binary is

Q. The problem of logic race occurs in

Q. A shift register can be used for all of the following EXCEPT

Recommended Subjects

Are you eager to expand your knowledge beyond Electronics and Communication Engineering? We've handpicked a range of related categories that you might find intriguing.

Click on the categories below to discover a wealth of MCQs and enrich your understanding of various subjects. Happy exploring!