Question

In an R-S latch, race condition occurs when

a.

R is low and S is high

b.

R and S are high

c.

R and S are low

d.

R is high and S is low

Answer: (b).R and S are high

Interact with the Community - Share Your Thoughts

Uncertain About the Answer? Seek Clarification Here.

Understand the Explanation? Include it Here.

Q. In an R-S latch, race condition occurs when

Similar Questions

Explore Relevant Multiple Choice Questions (MCQs)

Q. The logic operation that will selectively clear bits in register A in those positions where these are 1 's in the bits of register B is given by

Q. The 2's complement representation of the decimal number -4 is

Q. The following program starts at location 0100H

L X ISP, 00FF - the content if accumulator
LXIH, 0701 - when the program counter
MVI A, 20 H - reaches 0109 H is

S U BM

Q. In 8085 microprocessor, what is the length of PC (program counter)?

Q. In decimal system the base of radix is

Q. The subtraction of a binary number Y from another binary number X, done by adding the 2's complement of Y to X results in a binary number without overflow. This implies that the result is

Q. The decimal equivalent of the binary number 10110.0101011101 is

Q. In standard TTL the totem pole stage refers to

Q. In 8085 microprocessor the value of the most significant bit of the result following the execution of any arithmetic or Boolean instruction is stored in

Q. A two-input OR gate is designed for positive logic. However, it is operated with negative logic. The resulting logic operation will then be

Q. A clock signal driving a 6-bit ring counter has a frequency of 1 MHz. How long is each timing bit high?

Q. A twisted ring counter consisting of 4 FF will have

Q. Assertion (A): In a serial in-serial out shift register, access is available only to the left most or right most flip flops

Reason (R): If the output of a shift register is feedback to serial input it can be used as a ring counter.

Q. IC counters are

Q. Choose the appropriate turn on and turn off time of a FET

Q. Consider the following statements

1. ECL has least propagation delay
2. TTL has largest fan out
3. CMOS has highest noise margin
4. TTL has lowest power dissipation

Which of these are correct?

Q. In Schottky TTL, a Schottky diode is used for

Q. Which of the following ICs has only one NAND gate?

Q. A mod-10 counter can divide the clock frequency by a factor of

Q. In a digital circuit, a clock is a

Recommended Subjects

Are you eager to expand your knowledge beyond Electronics and Communication Engineering? We've handpicked a range of related categories that you might find intriguing.

Click on the categories below to discover a wealth of MCQs and enrich your understanding of various subjects. Happy exploring!