Question

The PC contains 0450 H and SP contains 08D 6 H. What will be content of P and SP following a CALL to subroutine at location 02 AFH?

a.

0453 H, 08 D 8 H

b.

0453 H, 08 D 4 H

c.

02 AFH, 08 D 8 H

d.

02 AFH, 08 D 4 H

Answer: (d).02 AFH, 08 D 4 H

Interact with the Community - Share Your Thoughts

Uncertain About the Answer? Seek Clarification Here.

Understand the Explanation? Include it Here.

Q. The PC contains 0450 H and SP contains 08D 6 H. What will be content of P and SP following a CALL to subroutine at location 02 AFH?

Similar Questions

Explore Relevant Multiple Choice Questions (MCQs)

Q. Assuming accumulator contain A 64 and the carry is set (1). What will register A and (CY) contain after ADI A4H?

Q. In a monolithic IC, resistors are formed from

Q. For wired AND connection we should use

Q. A̅̅ + AB̅ =

Q. The resolution of a 12-bit D/A converter using a binary ladder with + 10V as the full scale output will be

Q. Assertion (A): Demorgan's first theorem replaces a NOR gate by bubbled AND gate.

Reason (R): Double complement of a variable equals the variable.

Q. A flip-flop circuit is

Q. Assertion (A): The use of 2's complement has simplified the computer hardware for arithmetic operations

Reason (R): 2's complement is obtained by adding 1 to 1's complement.

Q. How many lines are there in address bus of 8085 μp?

Q. Consider the following statements Timer 555 can be used as

1. monostable multivibrator
2. bistable multivibrator
3. astable multivibrator

Which of the above statements are correct?

Q. Which is correct with respect to computer memory?

Q. A 3 bit binary adder should use

Q. For a depletion type NMOS, Vp = - 4 volts. For VGS = 0, 1D = 16 mA in the pinch off region of VDS. For VGS = - 2, the value of ID in the pinch off region of VDS is given by

Q. The two outputs of RS flip-flop are

Q. The sum of 1110101₂ and 11011₂ in decimal form will be

Q. Binary 1111 when added to binary 11111, the result in binary is

Q. In the 2's complement Adder-Subtractor

Q. The widely used binary multiplication method is

Q. Which of the following logic family is fastest of all?

Q. High speed counter

Recommended Subjects

Are you eager to expand your knowledge beyond Electronics and Communication Engineering? We've handpicked a range of related categories that you might find intriguing.

Click on the categories below to discover a wealth of MCQs and enrich your understanding of various subjects. Happy exploring!