Question
a.
AND, OR, NOT gates
b.
XOR, Exclusive NOR gate
c.
NAND gates
d.
NOR gates
Posted under Electronics and Communication Engineering
Interact with the Community - Share Your Thoughts
Uncertain About the Answer? Seek Clarification Here.
Understand the Explanation? Include it Here.
Q. Which of the following is best suited for parity checking and parity generation?
Similar Questions
Explore Relevant Multiple Choice Questions (MCQs)
Q. The op amp is used in
View solution
Q. Assertion (A): Power drain of CMOS increases with operating frequency
Reason (R): All unused CMOS inputs should be tied either to a fixed voltage level (0 or VDD) or to another input.
View solution
Q. A clock signal coordinates the working of different flip flops.
View solution
Q. In 8085, usually the vector location and the next two memory location contain a JMP instruction. This allows the programs to branch to
View solution
Q. In which of these does thermionic emission occur?
View solution
Q. In a positive-edge-triggered JK flip-flop, a low J and a low K produce __________ state. A high __________ on the rising edge of the clock.
View solution
Q. The rate of change of digital signals between High and Low level is
View solution
Q. What is the direction of control bus?
View solution
Q. The Boolean expression (A̅ + B) (A + C̅) (B̅ + C̅) simplifies to
View solution
Q. If Vin is 0.99 V, what is the digital output of the ADC 0801 after INTER goes low?
View solution
Recommended Subjects
Are you eager to expand your knowledge beyond Electronics and Communication Engineering? We've handpicked a range of related categories that you might find intriguing.
Click on the categories below to discover a wealth of MCQs and enrich your understanding of various subjects. Happy exploring!
