Q. For decimal numbe'r 13.5, the floating point representation in 4 byte excess 128 code is

View solution

Q. Read the following statements:

1. A μP generally interfaced to several memory chips and I/O devices
2. Address space provided by μP is partitioned into sub sets of addresses
3. Address map and address partition refer to different terms in address space

Which of the above are correct?

View solution

Q. The register set and instruction set of 8088 is similar to that of

View solution

Q. Assertion (A): In direct addressing the address of operand is specified in the instruction.

Reason (R): Direct addressing is also called absolute addressing.

View solution

Q. Assertion (A): In Fortran 77 the statement IMPLICIT INTEGER (A - E) identifies all variable name which begin with A, B, C, D, or E as being of integer type.

Reason (R): IMPICIT statement in Fortran 77 is an improvement over earlier versions of Fortran.

View solution

Q. Which of the following assembler directives in 8085 does not cause any memory location to be used μp?

View solution

Q. The storage capacity of DSDD disk and DSHD disk are

View solution

Q. Which of the following is also called Non volatile RAM?

View solution

Q. ALU 1C 74181 can accept two words each having

View solution

Q. Which of the following is not a legal subscript?

View solution

Q. The instruction MOV M, r in 8085

View solution

Q. Which of the following characters is allowed in variable names in C?

View solution

Q. The standard FORTRAN exponential form of decimal number - 0.000000023 is

View solution

Q. In 8085 the term 'absolute addressing' means

View solution

Q. The range of floating point numbers in Java is

View solution

Q. What does the operator ( ) mean in C?

View solution

Q. Which of the following is a valid FORTRAN assignment statement?

View solution

Q. Which of the following statements is written in plain English in 8085?

View solution

Q. Microprocessor 386SX is a 16/32 bit microprocessor. It has

View solution

Q. Assertion (A): An instruction cycle consists of fetch and execute cycles.

Reason (R): Fetch cycle has one machine cycle but execute cycle may have one or more machine cycles depending on length of instruction.

View solution