Networks Analysis and Synthesis MCQs

Welcome to our comprehensive collection of Multiple Choice Questions (MCQs) on Networks Analysis and Synthesis, a fundamental topic in the field of Electronics and Communication Engineering. Whether you're preparing for competitive exams, honing your problem-solving skills, or simply looking to enhance your abilities in this field, our Networks Analysis and Synthesis MCQs are designed to help you grasp the core concepts and excel in solving problems.

In this section, you'll find a wide range of Networks Analysis and Synthesis mcq questions that explore various aspects of Networks Analysis and Synthesis problems. Each MCQ is crafted to challenge your understanding of Networks Analysis and Synthesis principles, enabling you to refine your problem-solving techniques. Whether you're a student aiming to ace Electronics and Communication Engineering tests, a job seeker preparing for interviews, or someone simply interested in sharpening their skills, our Networks Analysis and Synthesis MCQs are your pathway to success in mastering this essential Electronics and Communication Engineering topic.

Note: Each of the following question comes with multiple answer choices. Select the most appropriate option and test your understanding of Networks Analysis and Synthesis. You can click on an option to test your knowledge before viewing the solution for a MCQ. Happy learning!

So, are you ready to put your Networks Analysis and Synthesis knowledge to the test? Let's get started with our carefully curated MCQs!

Networks Analysis and Synthesis MCQs | Page 20 of 129

Discover more Topics under Electronics and Communication Engineering

Q191.
In figure, i(t) is a unit step current. The steady state value of v(t) is

a.

2 V

b.

3 V

c.

6 V

d.

9 V

Discuss
Answer: (a).2 V
Q192.
In figure, capacitor is used to develop pulses of short duration and large duty cycle across R2 when switch is closed. Which of the following combinations is best suited?

a.

R1 and R2 large but C small

b.

R1 and R2 small but C large

c.

R1 and C large and R2 small

d.

R2 and C large but R1 small

Discuss
Answer: (c).R1 and C large and R2 small
Q193.
In figure, which value of ZL will cause maximum power to be transferred to the load?

a.

2 + j2 Ω

b.

2 - j2 Ω

c.

- 2 Ω

d.

2 Ω

Discuss
Answer: (d).2 Ω
Q194.
In following circuit, steady state is reached with S open, S is closed at t = 0, the current I at t = 0+ is given by

a.

9 Ω

b.

6 Ω

c.

7 Ω

d.

10 Ω

Discuss
Answer: (c).7 Ω
Q195.
For the two port of figure, z22 is

a.

26/7 Ω

b.

6/7 Ω

c.

2/3 Ω

d.

1 Ω

Discuss
Answer: (b).6/7 Ω
Q196.
In figure readings of the two voltmeters should be

a.

100 V on each meter

b.

200 V on each meter

c.

150 V on V1 and 50 V on V2

d.

50 V on V1 and 150 V on V2

Discuss
Answer: (b).200 V on each meter
Q197.
In the circuit of figure, the current through battery E3 is

a.

4 A charging

b.

4 A discharging

c.

4 A charging or discharging depending on value of E3

d.

4 A charging or discharging depending on values of E1, E2, E3

Discuss
Answer: (a).4 A charging
Q198.
In the circuit of figure

a.

Va would always lag Vb

b.

Va would always lead Vb

c.

Va and Vb would always be in phase

d.

Va may lag or lead Vb

Discuss
Answer: (b).Va would always lead Vb
Q199.
Figure shows a pole zero plot of I(s). The likely current response in time domain is

a.

A

b.

B

c.

C

d.

D

Discuss
Answer: (b).B
Q200.
In figure, the short circuit current through terminal AB will be

a.

1.5 A

b.

3 A

c.

2 A

d.

1 A

Discuss
Answer: (d).1 A
Page 20 of 129