Question

Which of the following statement about JFET is true?

a.

In a JFET, gate and source have opposite polarity with respect to drain irrespective of the type of FET

b.

In its schematic symbol for JFET, the arrow always points to p-type material

c.

In an n-channel JFET, the channel is the narrowest under zero gate bias condition

d.

In JFET, gate source cut off voltage is numerically equal to the pinch off voltage

Answer: (d).In JFET, gate source cut off voltage is numerically equal to the pinch off voltage

Interact with the Community - Share Your Thoughts

Uncertain About the Answer? Seek Clarification Here.

Understand the Explanation? Include it Here.

Q. Which of the following statement about JFET is true?

Similar Questions

Explore Relevant Multiple Choice Questions (MCQs)

Q. Which of the following is the common feature between FETs and bipolars?

Q. The current through common emitter resistor of a differential amplifier is called

Q. For the high-pass circuit to act as a differentiator, the time constant must be

Q. When a CE transistor is cut off

Q. With JFETs cascade means

Q. The bandwidth of an amplifier can be reduced by

Q. How many cascaded stage of CE amplifiers will result in polarity inversion of the input signal?

Q. The gain of a source follower is unity.

Q. In a transistor, current ICBO flow when

Q. The D.C. alpha(α) of a transistor is approximately

Q. Which of the following statement is incorrect?

Q. Which circuit is called swamped amplifier?

Q. In a linear op-amp circuit

Q. In a normally biased N-P-N transistor the main current crossing the collector junction is

Q. An engineer designs an amplifier to have a voltage gain of 60, but when constructed it only had a gain of 50. Which of the following will increases from this type of operation?

Q. For a transistor if αdc = 0.98 and emitter current IE is 2 mA, then base current will be

Q. Assertion (A): Linear ICs include audio amplifier, wideband amplifier, RF amplifier and IF amplifier

Reason (R): The error voltage in a feedback circuit is very small

Q. Assertion (A): The horizontal intercept of dc load line is the same as ideal cut off point

Reason (R): When a transistor is in cut off region, collector current is zero

Q. In a full wave diode rectifier circuit each diode carries current for

Q. When a JFET is cut off, it's like an __________ switch and when it is saturated, it's like a __________ switch.

Recommended Subjects

Are you eager to expand your knowledge beyond Electronics and Communication Engineering? We've handpicked a range of related categories that you might find intriguing.

Click on the categories below to discover a wealth of MCQs and enrich your understanding of various subjects. Happy exploring!