Q. The generic microprocessor contains a zero and a carry flag. These are located on the
The 8156 of a figure has RAM locations from 2000 H to 20 FFH.

View solution

Q. The open collector gates in the given figure are tied together. The output Y =

View solution

Q. The dual of the function A(B̅C + BC + BC̅) is

View solution

Q. For the shaded area in Venn diagram of the given figure, the Boolean expression is

View solution

Q. What is the direction of control bus?

View solution

Q. How many zone bits are there?

The 8156 of a figure has RAM locations from 2000 H to 20 FFH.

View solution

Q. The contents of stack location 2109 H after the call operation will be

View solution

Q. For the logic circuit shown in figure, the simplified Boolean expression for the output Y is

View solution

Q. In the given figure assume that initially Q = 1 with Clock Pulses being given, the subsequent states of Q will be

View solution

Q. In the circuit shown below, the outputs Y1 and Y2 for the given initial condition Y1 = Y2 = 1 and after four input pulses will be

View solution

Q. For the logic circuit of the given figure the simplified Boolean expression is

View solution

Q. Assertion (A): Gate triggering is the most commonly used method for triggering of an SCR.

Reason (R): Even a small gate current is sufficient to turn on an SCR.

View solution

Q. A device which converts BCD to seven segment is called

View solution

Q. In 2's complement representation the number 11100101 represents the decimal number

View solution

Q. A decade counter skips

View solution

Q. BCD input 1000 is fed to a 7 segment display through a BCD to 7 segment decoder/driver. The segments which will lit up are

View solution

Q. A ring counter with 5 flip flops will have

View solution

Q. The number of distinct Boolean expression of 4 variables is

View solution

Q. The fixed count that should be used so that the output register will represent the input for a 6 bit dual slope A/D converter uses a reference of -6v and a 1 MHz clock. It uses a fixed count of 40 (101000).

View solution

Q. A memory system of size 16 k bytes is to be designed using memory chips which have 12 address lines and 4 data lines each. The number of such chips required to design the memory system is

View solution