Question
a.
to match output conditions of driver with input conditions of load device
b.
to match output conditions of load device with input conditions of driver
c.
both (a) and (b)
d.
neither (a) nor (b)
Posted under Electronics and Communication Engineering
Interact with the Community - Share Your Thoughts
Uncertain About the Answer? Seek Clarification Here.
Understand the Explanation? Include it Here.
Q. The function of interface circuit is
Similar Questions
Explore Relevant Multiple Choice Questions (MCQs)
Q. 1274₁₆ - 3A7₁₆ = __________ .
View solution
Q. BCD number 1100111 = __________ ₁₀
View solution
Q. When microprocessor processes both positive and negative numbers, the representation used is
View solution
Q. An AND gate has four inputs. One of the inputs is low and other inputs are high. The output
View solution
Q. A 4 bit down counter can count from
View solution
Q. Assertion (A): In computers the data is stored in hexadecimal form
Reason (R): Hexadecimal representation is short as compared to binary representation.
View solution
Q. Using 2's complement, the largest positive and negative number which can be stored with 8 bits are
View solution
Q. Three Mod-16 counters are connected in cascade. The maximum counting range is
View solution
Q. Assertion (A): XOR gate is not universal gate.
Reason (R): It is not possible to realize any Boolean function using XOR gates only.
View solution
Q. The number of logic devices required in a Mod-16 synchronous counter are
View solution
Q. A 2 bit BCD D/A converter is a weighted resistor type with ER = 1V, R = 1 MΩ and Rf = 10KΩ then Resolution in percent and volt is __________ .
View solution
Q. The number of bits in EBCDIC is
View solution
Q. With four Boolean variables, how many Boolean expressions can be performed?
View solution
Q. A + (B . C) =
View solution
Q. To count 1000 bottles in a milk plant, the minimum number of flip flops requires is
View solution
Q. Decimal 8 in excess-3 code =
View solution
Q. The inputs to a 3 bit binary adder are 111₂ and 110₂. The output will be
View solution
Q. The input to a parity detector is 1001. The output is
View solution
Q. A 4 bit modulo 16 ripple counter uses JK flip-flops. If the propagation delay of each FF is 50 ns. The max. clock frequency that can be used is equal to
View solution
Q. As the number of flip flops are increased, the total propagation delay of
View solution
Recommended Subjects
Are you eager to expand your knowledge beyond Electronics and Communication Engineering? We've handpicked a range of related categories that you might find intriguing.
Click on the categories below to discover a wealth of MCQs and enrich your understanding of various subjects. Happy exploring!