Q. Four memory chips of 16 x 4 size have their address buses connected together. This system will be of size

View solution

Q. Full adder circuit can be implemented by

View solution

Q. (FE35)₁₆ XOR (CB15)₁₆ is equal to

View solution

Q. If 4 in binary system is 100 then 8 will be

View solution

Q. The ALU carrier out arithmetic and logic operations (OR AND, NOT, etc.) it processes

View solution

Q. In a 4 bit counter the output of 3 JK FFs from MSB downward are connected to the NAND gate whose O/P is connected to CLR

View solution

Q. For checking the parity of a digital word, it is preferable to use

View solution

Q. Among the digital IC families - ECL, TTL, and CMOS

View solution

Q. In ASCII, letter B is coded as

View solution

Q. The power dissipated per gate

View solution

Q. Assertion (A): In a parallel in-serial out shift register data is loaded one bit-at a time.

Reason (R): A serial in-serial out shift register can be used to introduce a time delay.

View solution

Q. In an 8085 microprocessor, the instruction CMP B has been executed while the content of the accumulator is less than that of register B, As a result.

View solution

Q. Computers use thousands of flip-flops. To coordinate the overall action, a common signal is sent to all flip-flop known as

View solution

Q. In a D-type latch EN = 1, D = 1, the O/P is

View solution

Q. Which has the highest power dissipation per gate?

View solution

Q. In order to enable TRAP interrupt, which of the following instructions are needed?

View solution

Q. If modulus is less than 2ᴺ, some states of the counter are skipped by using NAND gates.

View solution

Q. Two 16 : 1 and one 2 : 1 multiplexers can be connected to form a

View solution

Q. What are the contents of the accumulator after the RIC has been executed?

View solution

Q. Assertion (A): In a magnitude comparator IC the cascading inputs provide a means to cascade the 4 bit comparators

Reason (R): A magnitude comparator has three outputs, A = B, A > B and A < B

View solution