Question
a.
the driver and active load are enhancement type
b.
driver is enhancement type and load depletion type
c.
driver is depletion type and load enhancement type
d.
both driver and load are depletion type
Posted under Electronics and Communication Engineering
Interact with the Community - Share Your Thoughts
Uncertain About the Answer? Seek Clarification Here.
Understand the Explanation? Include it Here.
Q. In the NMOS inverter
Similar Questions
Explore Relevant Multiple Choice Questions (MCQs)
Q. A counter displays a sequence of numbers. If a reading corresponds to the hexadecimal number F52E, the next two readings are respectively
View solution
Q. In C-language f- = 9 is equivalent to
View solution
Q. Effective address is calculated by adding or subtracting displacement value to
View solution
Q. Typical switching time for ECL is
View solution
Q. For a logic family
VOH is the minimum output high level voltage
VOL is the maximum output low level voltage
VIH is the minimum acceptable input high level voltage
VIL is the maximum acceptable input low level voltage
The correct relationship is
View solution
Q. 2's complement representation of a 16 bit number (one sign bit and 15 magnitude bits) is FFFF. Its magnitude in decimal representation is
View solution
Q. The method used to transfer data from I/O units to memory by suspending the memory-CPU data transfer for one memory cycle is called
View solution
Q. Out of SAM and RAM
View solution
Q. Bipolar IC memories are fabricated using
View solution
Q. A 3 bit binary adder can add
View solution
Q. An 8156 has A₁₅ connected to its CE input. A₁₄ to A₈ are unconnected, and AD₇ to AC₀ are connected.Ignoring shadows, the port addresses
View solution
Q. In 8085 microprocessor, what is the length of IR (instruction register)?
View solution
Q. A sequence detector is required to give a logical output of 1 whenever the sequence 1011 is detected in the incoming pulse stream. Minimum number of flip-flops needed to built the sequence detector is
View solution
Q. In a shift register the data is loaded in one operation but shifted out one bit at a time, The shift register is
View solution
Q. In CCD
View solution
Q. Dual slope ADC uses an op amp comparator.
View solution
Q. The output of the 74 series of TTL gates is taken from a BST in
View solution
Q. In the above case the hexadecimal notation for the last memory location is
View solution
Q. What is the length of SP (Stack pointer) of 8085 μp?
View solution
Q. Shifting digits from left to right and vice versa is needed in
View solution
Recommended Subjects
Are you eager to expand your knowledge beyond Electronics and Communication Engineering? We've handpicked a range of related categories that you might find intriguing.
Click on the categories below to discover a wealth of MCQs and enrich your understanding of various subjects. Happy exploring!
