Q. In 8085 microprocessor, if interrupt service requests have been received from all of the following interrupts, then which one will be serviced first?

View solution

Q. In floating point representation, the number of bits of mantissa is

View solution

Q. Which of the following is incorrect?

View solution

Q. A register is

View solution

Q. In 8085 microprocessor, when TRAP interrupt is triggered program control is transferred to location

View solution

Q. In 8085 microprocessor, what is the length of SP (stack) pointer?

View solution

Q. Which of the following can provide a digital signal?

View solution

Q. Data are recorded on a 2, 400 ft reel of magnetic tape at a density of 556 characters per inch. If the record length is of 100 characters and 0.75 inch of record gap, the tape utilization factor is

View solution

Q. Some of MOS families are PMOS, CMOS, the family dominating the LSI field, where low power consumption is necessary is

View solution

Q. For a particular type of memory the access time and cycle time are 200 ns each. The maximum rate at which data can be accessed by

View solution

Q. Data from a satellite is received in serial form (1 bit after another). If this data is coming at a 5 MHz rate and if the clock frequency is 5 MHz how long will it take to serially load a word in a 32-bit shift register?

View solution

Q. Assuming accumulator contain A 64 and the carry is set (1). What will register A and (CY) contain after CMA?

View solution

Q. The minimum number of 2 input NAND gates required to implement Boolean function A B̅ C is A, B, C are available is

View solution

Q. Single parity check is not reliable in case of

View solution

Q. A 0 to 6 counter consist of 3 flip-flop and a combinational circuit of 2 input gates. The combinational circuit consist of

View solution

Q. In an op-amp a virtual ground is a ground for

View solution

Q. Assuming accumulator contain A 64 and the carry is set (1). What will register A and (CY) contain after SBI 0B7H?

View solution

Q. The Central Processing Unit (CPU) of the 16-processor system developed by hardware and software teams of C-DOT, Bangalore is configured around

View solution

Q. For NOR gate SR flip-flop, the 'no change' condition is

View solution

Q. A depletion type NMOS is operated in enhancement mode. Vp = - 4 volts. For VGS = + 3 volts as VDS is increased, ID becomes nearly constant when Vps equals

View solution