Q. In a 4 bit parallel in parallel out shift register A = 1, B = 1, C = 0, D = 1. The data output after 3 clock pulses is

View solution

Q. Assertion (A): A 4 input variable logic circuit can be implemented using a 8 : 1 multiplexer.

Reason (R): When a multiplexer is used as a logic function generator, the logic design is simple.

View solution

Q. A 6 MHz channel is used by a digital signalling system initializing four-level signals. The maximum possible transmission rate is

View solution

Q. Assertion (A): An SR latch has the problem of RAC condition

Reason (R): While designing a digital circuit RAC condition should be avoided.

View solution

Q. In a clocked NAND latch, race condition occur when

View solution

Q. In Von-Neumann-or Princeton-type computers, the program

View solution

Q. In a digital system there are three inputs ABC. Output should be high when atleast two inputs are high. Then output =

View solution

Q. Which of them radiates emission?

View solution

Q. Which multivibrator can be used as a clock timer?

View solution

Q. T-flip-flop is commonly used as

View solution

Q. In the NMOS inverter

View solution

Q. Assuming accumulator contain A 64 and the carry is set (1).What will register A and (CY) contain after RAR?

View solution

Q. A decade counter

View solution

Q. The range of signed decimal number that can be represented by 6 bit in complement number is

View solution

Q. Schottky clamping is resorted to in TTL gates

View solution

Q. In 8085 microprocessor, which of the following interrupts has the highest priority?

View solution

Q. The microprograms provided by a manufacturer to be used on his microprogrammed computer are generally called

View solution

Q. Out of multiplexer and demultiplexer, which has select inputs?

View solution

Q. Direct-memory-access channel facilitates data to move into and out of the system.

View solution

Q. The digit F in hexadecimal system is equivalent to number __________ in decimal system.

View solution