Digital Electronics MCQs

Welcome to our comprehensive collection of Multiple Choice Questions (MCQs) on Digital Electronics, a fundamental topic in the field of Electronics and Communication Engineering. Whether you're preparing for competitive exams, honing your problem-solving skills, or simply looking to enhance your abilities in this field, our Digital Electronics MCQs are designed to help you grasp the core concepts and excel in solving problems.

In this section, you'll find a wide range of Digital Electronics mcq questions that explore various aspects of Digital Electronics problems. Each MCQ is crafted to challenge your understanding of Digital Electronics principles, enabling you to refine your problem-solving techniques. Whether you're a student aiming to ace Electronics and Communication Engineering tests, a job seeker preparing for interviews, or someone simply interested in sharpening their skills, our Digital Electronics MCQs are your pathway to success in mastering this essential Electronics and Communication Engineering topic.

Note: Each of the following question comes with multiple answer choices. Select the most appropriate option and test your understanding of Digital Electronics. You can click on an option to test your knowledge before viewing the solution for a MCQ. Happy learning!

So, are you ready to put your Digital Electronics knowledge to the test? Let's get started with our carefully curated MCQs!

Digital Electronics MCQs | Page 14 of 117

Discover more Topics under Electronics and Communication Engineering

Q131.
In a mod-12 counter the input clock frequency is 10 kHz. The output frequency is

a.

0.833 kHz

b.

1.0 kHz

c.

0.91 kHz

d.

0.77 kHz

Discuss
Answer: (a).0.833 kHz
Q132.
What will be BCD number when the output is 0.37 V?

a.

00110111

b.

10110111

c.

11001000

d.

01001000

Discuss
Answer: (a).00110111
Q133.
The first machine cycle of an instruction is always

a.

a memory read cycle

b.

a fetch cycle

c.

a input/output read cycle

d.

a memory write cycle

Discuss
Answer: (b).a fetch cycle
Q134.
A counter has N flip flops. The total number of states are

a.

N

b.

2 N

c.

2แดบ

d.

4 N

Discuss
Answer: (c).2แดบ
Q135.
Out of S, R, J, K, Preset, Clear inputs to flip flops, the synchronous inputs are

a.

S, R, J, K only

b.

S, R, Preset, Clear only

c.

Preset, Clear only

d.

S, R only

Discuss
Answer: (a).S, R, J, K only
Q136.
Assertion (A): A demultiplexer can be used as a decoder.

Reason (R): A demultiplexer can be built by using AND gates only.

a.

Both A and R are correct and R is correct explanation of A

b.

Both A and R are correct but R is not correct explanation of A

c.

A is true, R is false

d.

A is false, R is true

Discuss
Answer: (c).A is true, R is false
Q137.
Assertion (A): The output of a NOR gate is equal to the complement of OR of input variables.

Reason (R): A XOR gate is a universal gate.

a.

Both A and R are correct and R is correct explanation of A

b.

Both A and R are correct but R is not correct explanation of A

c.

A is true, R is false

d.

A is false, R is true

Discuss
Answer: (c).A is true, R is false
Q138.
The number of bits in ASCII is

a.

12

b.

10

c.

9

d.

7

Discuss
Answer: (d).7
Q139.
4 bit 2's complement representation of a decimal number is 1000. The number is

a.

+ 8

b.

0

c.

- 7

d.

- 8

Discuss
Answer: (d).- 8
Q140.
In a D latch

a.

data bit D is fed to S input and D to R input

b.

data bit D is fed to R input and D to S input

c.

data bit D is fed to both R and S inputs

d.

data bit D is not fed to any input

Discuss
Answer: (a).data bit D is fed to S input and D to R input
Page 14 of 117