Q. The accuracy of A/D conversion is generally

View solution

Q. Consider the following statements in connection with CMOS inverter in figure where both the MOSFET are of enhancement type and both have a threshold voltage of 2 V

statements 1: T1 conducts when vi ≥ 2 V
statements 2: T1 is always in saturation when v0 = 0 V

Which of the following is correct?

View solution

Q. In number system e.g. 6, a “decade” counter has to recycle to 0 at the sixth count. Which of the connections indicate below will realize this resetting? (a logic “0” at the R inputs resets the counters)

View solution

Q. The logic realized by the circuit shown in figure

View solution

Q. The contents of stack location after the call operation will be

View solution

Q. In figure, R = 20KΩ and C = 75 pF. The converter clock frequency will be

View solution

Q. In the switching circuit, switches A, B have value 0 for OFF, 1 for ON and the output Y has 0 volts for 1 volts, then the expression for Y is

View solution

Q. The output Y of the circuit shown in the figure is

View solution

Q. What is the result for following expression (map method)?

View solution

Q. The MOS symbols shown indicates:

1. that it is depletion type
2. that it is enhancement type
3. that it is n channel
4. that it is p channel
5. that electrons flow from D to S
6. that holes flow from D to S

The only true statements are

View solution

Q. For the logic circuit of the given figure the simplified Boolean expression is

View solution

Q. The characteristic equation of flip-flop gives the next state QN + 1 in terms of present state QN and the inputs. Which one of the following is the characteristic equation of J - K flip-flop?

View solution

Q. The characteristic equation for the next state (Qn+1) of a J-K flip-flop is

View solution

Q. Symbol in the given figure is IEEE symbol for

View solution

Q. For the logic circuit of the given figure, Y =

View solution

Q. The circuit realizes the function

View solution

Q. Which of the following is coincidence logic circuit?

View solution

Q. The circuit of the given figure performs

View solution

Q. Figure given below shows the internal schematic of a TTL AND-OR Invert (AOI) gate, For the input shown in the given figure, the output Y is

View solution

Q. The circuit show in the figure has 4 boxes each described by inputs P, Q, R and outputs y, z with

Y = P Ꚛ Q Ꚛ R, Z = RQ + P̅R + QP̅. The circuit act as a

View solution