Question

Assume that only x and y logic inputs are available. What is the minimum number of 2-input NAND gates required to implement x Ꚛ y?

a.

2

b.

3

c.

4

d.

5

Answer: (c).4

Interact with the Community - Share Your Thoughts

Uncertain About the Answer? Seek Clarification Here.

Understand the Explanation? Include it Here.

Q. Assume that only x and y logic inputs are available. What is the minimum number of 2-input NAND gates required to implement x Ꚛ y?

Similar Questions

Explore Relevant Multiple Choice Questions (MCQs)

Q. In which function is each term known as minterm?

Q. How many and what are the machine cycles needed for execution of MOV D, C?

Q. The output data lines of microprocessor and memories are usually tristated because

Q. In the NMOS inverter

Q. A counter displays a sequence of numbers. If a reading corresponds to the hexadecimal number F52E, the next two readings are respectively

Q. In C-language f- = 9 is equivalent to

Q. Effective address is calculated by adding or subtracting displacement value to

Q. Typical switching time for ECL is

Q. For a logic family

VOH is the minimum output high level voltage
VOL is the maximum output low level voltage
VIH is the minimum acceptable input high level voltage
VIL is the maximum acceptable input low level voltage

The correct relationship is

Q. 2's complement representation of a 16 bit number (one sign bit and 15 magnitude bits) is FFFF. Its magnitude in decimal representation is

Q. The method used to transfer data from I/O units to memory by suspending the memory-CPU data transfer for one memory cycle is called

Q. Out of SAM and RAM

Q. Bipolar IC memories are fabricated using

Q. A 3 bit binary adder can add

Q. An 8156 has A₁₅ connected to its CE input. A₁₄ to A₈ are unconnected, and AD₇ to AC₀ are connected.Ignoring shadows, the port addresses

Q. In 8085 microprocessor, what is the length of IR (instruction register)?

Q. A sequence detector is required to give a logical output of 1 whenever the sequence 1011 is detected in the incoming pulse stream. Minimum number of flip-flops needed to built the sequence detector is

Q. In a shift register the data is loaded in one operation but shifted out one bit at a time, The shift register is

Q. In CCD

Q. Dual slope ADC uses an op amp comparator.

Recommended Subjects

Are you eager to expand your knowledge beyond Electronics and Communication Engineering? We've handpicked a range of related categories that you might find intriguing.

Click on the categories below to discover a wealth of MCQs and enrich your understanding of various subjects. Happy exploring!