Question

Which of the following statements is not true in regard to storage time of a diode?

a.

During this time, the diode is reverse-biased

b.

The diode conducts during this time

c.

It is due to the time taken by carriers to depart from the function when the diode is reverse-biased

d.

During this time the diode current is zero

Answer: (d).During this time the diode current is zero

Interact with the Community - Share Your Thoughts

Uncertain About the Answer? Seek Clarification Here.

Understand the Explanation? Include it Here.

Q. Which of the following statements is not true in regard to storage time of a diode?

Similar Questions

Explore Relevant Multiple Choice Questions (MCQs)

Q. Suppose a microprocessor has memory locations from 0000 to 3FFF, each storing I byte. How many bytes the memory can storing I bytes the memory can store?

Q. If the number of information bits is m, the number of parity bits p in the Hamming code is given by equation

Q. The race condition in NOR SR latch occurs when

Q. Flag bits in arithmetic unit provide

Q. How many interrupts are there of 8085 μP?

Q. The main advantage of hexadecimal numbers is

Q. T- FF used as a

Q. A pulse train can be delayed by a finite number of clock periods by using

Q. The disadvantage of counter type ADC as compared to comparator ADC is that

Q. In 8421 Binary coded Decimal system the decimal number 237 is represented by

Q. As access time is decreased, the cost of memory

Q. Assertion (A): Hamming code is commonly used for error correction

Reason (R): In Hamming code the number of parity bits increases as the number of information bits increases.

Q. A 2 bit binary multiplier can be implemented using

Q. A microcomputer has memory locations from 0000 to FFFF, each storing 1 byte. How many bytes can be the memory store?

Q. Typical size of digital IC is about

Q. In two level logic, logic race does not occur.

Q. 39.12₁₀ = __________

Q. Which of the following is best suited for parity checking and parity generation?

Q. The op amp is used in

Q. Assertion (A): Power drain of CMOS increases with operating frequency

Reason (R): All unused CMOS inputs should be tied either to a fixed voltage level (0 or VDD) or to another input.

Recommended Subjects

Are you eager to expand your knowledge beyond Electronics and Communication Engineering? We've handpicked a range of related categories that you might find intriguing.

Click on the categories below to discover a wealth of MCQs and enrich your understanding of various subjects. Happy exploring!