Question
a.
the total sampling time
b.
delay between the instance at which hold command is initiated and the instance at which O/P starts tracking I/P
c.
the time taken by O/P to settle within the specified 1% error band, that of the I/P
d.
time required by holding capacitor to reach upto the level close to input
Posted under Electronics and Communication Engineering
Interact with the Community - Share Your Thoughts
Uncertain About the Answer? Seek Clarification Here.
Understand the Explanation? Include it Here.
Q. Aperture circuit produces __________ in sample hold circuit.
Similar Questions
Explore Relevant Multiple Choice Questions (MCQs)
Q. A clipper
View solution
Q. In a rectifier circuit the filter capacitance is increased. Then the ripple will
View solution
Q. The static characteristic of an adequately forward biased p-n junction is a straight line if the plot is of
View solution
Q. The main use of JFET with a
View solution
Q. Assertion (A): A dc stabilizer has constant output voltage irrespective of variations in input voltage and load current
Reason (R): A dc series regulator uses a zener diode across the load to stabilize the output voltage.
View solution
Q. In the self biasing scheme (RF across collector to base) of BJT, S1 tends to unity by __________ RC is the collector load Resistance.
View solution
Q. In op-amp integrating amplifier the input is feed to
View solution
Q. Transformer coupling in transistor amplifier circuits provides high efficiency, because
View solution
Q. Two identical FETs each having parameters gm and rd are connected is parallel. The composite FET has parameters
View solution
Q. If f is more than funity the gain of op-amp becomes less than 1.
View solution
Q. In a N-P-N transistor the function of the emitter is
View solution
Q. The properties of FETs resemble closely to
View solution
Q. The source of the harmonic distortion in a RC coupled transistor amplifier is usually
View solution
Q. Two transistors have same value of a but different gain (G) bandwidth (B) product. The transistors have similar geometry. However one of them is germanium and the other is silicon. The transistor with lower GB product
View solution
Q. Which distortion is least objectionable in case of audio amplifiers?
View solution
Q. In a single stage differential amplifier, the output offset voltage is mainly dependent on the mismatch of
View solution
Q. In a combination limiter with sinusoidal input voltage the output wave can be nearly square.
View solution
Q. Assertion (A): A Darlington amplifier has very low output impedance
Reason (R): The circuit has a low resistance RE between emitter and ground
View solution
Q. A Hartley oscillator uses
View solution
Q. A silicon PN junction diode under reverse bias has depletion region of width 10 μm. The relative permittivity of silicon, Ɛr = 11.7 and the permittivity of free space Ɛ₀ = 8.85 x 10¯¹² F/m. The depletion capacitance of the diode per square meter is
View solution
Recommended Subjects
Are you eager to expand your knowledge beyond Electronics and Communication Engineering? We've handpicked a range of related categories that you might find intriguing.
Click on the categories below to discover a wealth of MCQs and enrich your understanding of various subjects. Happy exploring!
