Question

In the given figure shows a negative logic AND gate. If positive logic is used this gate is equivalent to

a.

AND gate

b.

OR gate

c.

NOR gate

d.

NAND gate

Answer: (c).NOR gate

Interact with the Community - Share Your Thoughts

Uncertain About the Answer? Seek Clarification Here.

Understand the Explanation? Include it Here.

Q. In the given figure shows a negative logic AND gate. If positive logic is used this gate is equivalent to

Similar Questions

Explore Relevant Multiple Choice Questions (MCQs)

Q. The Boolean function/implemented in the figure using two I/P multiplexers is

Q. For the logic circuit of the given figure the simplified Boolean equation

Q. In the given figure RC = RL = 1 kΩ, then V0 =

Q. Inputs A and B of the given figure are applied to a NAND gate. The output is LOW

Q. For the NMOS gate in the given figure, F =

Q. The logic circuit of the given figure is equivalent to

Q. In the given figure shows a logic circuit. The minimum Boolean expression for this circuit is

Q. The counter shown in the given figure is built using 4 -ve edge triggered toggle FFs. The FF can be set asynchronously when R = 0. The combinational logic required to realize a modulo-13 counter is

Q. In the figure, the LED

Q. Four inputs A, B, C, D are fed to a NOR gate. The output of NOR gate is fed to an inverter. The output of inverter is

Q. The circuit in the figure is has two CMOS-NOR gates. This circuit functions as a

Q. In the TTL circuit in the figure, S₂ to S₀ are select lines and X₇ to X₀ are input lines. S₀ and X₀ are LSBs. The output Y is

Q. The Boolean expression for the shaded area in the Venn diagram is

Q. The logic realized by the circuit shown in figure below is

Q. The inputs A and B of the given figure are applied to a two input NOR gate. The output waveform is

Q. In the circuit of the given figure, V₀ =

Q. In following figure, the initial contents of the 4-bit serial in parallel out, right shift, shift register as shown in figure are 0110. After 3 clock pulses the contents of the shift register will be

Q. For the logic circuit of the given figure, the minimized expression is

Q. The inputs to a NAND gate are as shown in the given figure. The waveform of output is

Q. In the given figure A = 1, B = 1. B is now changed to a sequence 101010................The outputs X and Y will be

Recommended Subjects

Are you eager to expand your knowledge beyond Electronics and Communication Engineering? We've handpicked a range of related categories that you might find intriguing.

Click on the categories below to discover a wealth of MCQs and enrich your understanding of various subjects. Happy exploring!