Question
Reason (R): DRAM uses refreshing cycle.
a.
Both A and R are correct and R is correct explanation of A
b.
Both A and R are correct but R is not correct explanation of A
c.
A is true, R is false
d.
A is false, R is true
Posted under Electronics and Communication Engineering
Interact with the Community - Share Your Thoughts
Uncertain About the Answer? Seek Clarification Here.
Understand the Explanation? Include it Here.
Q. Assertion (A): The access time of memory is lowest in the case of DRAM Reason (R): DRAM uses refreshing cycle.
Similar Questions
Explore Relevant Multiple Choice Questions (MCQs)
Q. In a 3 input NOR gate, the number of states in which output is 1 equals
View solution
Q. Assertion (A): Even if TTL gates and CMOS gates used in a realization have the same power supply of + 5 V, suitable circuit is needed to interconnect them
Reason (R): VOH, VOL, VIH and VIL of a TTL gave are respectively 2.4, 0.4, 2 and 0.8 V respectively. If supply voltage is + 5 V. VIL and VIH for CMOS gate for the supply voltage of + 5 V are 1.5 V and 3.5 V respectively.
View solution
Q. The series 54 H/74 H denotes
View solution
Q. For a 4096 x 8 EPROM, the number of address lines is
View solution
Q. Assertion (A): A PROM can be used as a synchronous counter
Reason (R): Each memory location in a PROM can be read synchronously.
View solution
Q. A̅ B̅ C̅ D̅ + (A̅B̅) C D̅ =
View solution
Q. Find the output voltage for 011100 in a 6 bit R-2R ladder D/A converter has a reference voltage of 6.5 V.
View solution
Q. Binary number 1101 is equal to octal number
View solution
Q. The complement of exclusive OR function is
View solution
Q. Decimal -90 equals __________ in 8 bit 2s complement
View solution
Q. 23.6₁₀ = __________ ₂
View solution
Q. In a shift left register, shifting a bit by one bit means
View solution
Q. A multiple emitter transistor has many emitters and collectors.
View solution
Q. A mode-10 counter can divide the clock frequency by a factor of
View solution
Q. Which of the following binary numbers is equivalent to decimal 10?
View solution
Q. A 4 bit synchronous counter has flip flops having propagation delay of 50 ns each and AND gates having propagation delay of 20 ns each. The maximum frequency of clock pulses can be
View solution
Q. A counter has 4 flip flops. It divides the input frequency by
View solution
Q. Out of 5 M x 8, 1 M x 16, 2 M x 16 and 3M x 8 memories, which memory can store more bits?
View solution
Q. A 6 bit ladder A/D converter has input 101001. The output is (assume 0 = 0 V and 1 = 10 V)
View solution
Q. A ripple counter has 4 bits and uses flip flops with propagation delay time of 25 ns. The maximum possible time for change of state will be
View solution
Recommended Subjects
Are you eager to expand your knowledge beyond Electronics and Communication Engineering? We've handpicked a range of related categories that you might find intriguing.
Click on the categories below to discover a wealth of MCQs and enrich your understanding of various subjects. Happy exploring!
