Question

Assertion (A): A PROM can be used as a synchronous counter

Reason (R): Each memory location in a PROM can be read synchronously.

a.

Both A and R are correct and R is correct explanation of A

b.

Both A and R are correct but R is not correct explanation of A

c.

A is true, R is false

d.

A is false, R is true

Answer: (d).A is false, R is true

Interact with the Community - Share Your Thoughts

Uncertain About the Answer? Seek Clarification Here.

Understand the Explanation? Include it Here.

Q. Assertion (A): A PROM can be used as a synchronous counter Reason (R): Each memory location in a PROM can be read synchronously.

Similar Questions

Explore Relevant Multiple Choice Questions (MCQs)

Q. A̅ B̅ C̅ D̅ + (A̅B̅) C D̅ =

Q. Find the output voltage for 011100 in a 6 bit R-2R ladder D/A converter has a reference voltage of 6.5 V.

Q. Binary number 1101 is equal to octal number

Q. The complement of exclusive OR function is

Q. Decimal -90 equals __________ in 8 bit 2s complement

Q. 23.6₁₀ = __________ ₂

Q. In a shift left register, shifting a bit by one bit means

Q. A multiple emitter transistor has many emitters and collectors.

Q. A mode-10 counter can divide the clock frequency by a factor of

Q. Which of the following binary numbers is equivalent to decimal 10?

Q. A 4 bit synchronous counter has flip flops having propagation delay of 50 ns each and AND gates having propagation delay of 20 ns each. The maximum frequency of clock pulses can be

Q. A counter has 4 flip flops. It divides the input frequency by

Q. Out of 5 M x 8, 1 M x 16, 2 M x 16 and 3M x 8 memories, which memory can store more bits?

Q. A 6 bit ladder A/D converter has input 101001. The output is (assume 0 = 0 V and 1 = 10 V)

Q. A ripple counter has 4 bits and uses flip flops with propagation delay time of 25 ns. The maximum possible time for change of state will be

Q. A counter has a modulus of 10. The number of flip flops is

Q. Assertion (A): Master slave JK flip flop is commonly used in high speed synchronous circuitry

Reason (R): Master slave JK flip flop uses two JK flip flops in cascade.

Q. ECL is a saturating logic.

Q. The resolution of 4 bit counting ADC is 0.5 volt, for an Analog input of 6.6 volts. The digital output of ADC will be

Q. 9's complement of 12₁₀ is

Recommended Subjects

Are you eager to expand your knowledge beyond Electronics and Communication Engineering? We've handpicked a range of related categories that you might find intriguing.

Click on the categories below to discover a wealth of MCQs and enrich your understanding of various subjects. Happy exploring!