Question
a.
2000
b.
2048
c.
8355
d.
835
Posted under Electronics and Communication Engineering
Interact with the Community - Share Your Thoughts
Uncertain About the Answer? Seek Clarification Here.
Understand the Explanation? Include it Here.
Q. In 8355, the ROM is organized as __________ words of 8 bits each.
Similar Questions
Explore Relevant Multiple Choice Questions (MCQs)
Q. What binary number does second row represent?
View solution
Q. Which of the following correctly declares a pointer to an array of intergers in C?
View solution
Q. With 2's complement representation, the range of values that can be represented on the data bus of an 8 bit microprocessor is given by
View solution
Q. In a modem digital computer, a subtractor in normally not used because
View solution
Q. In which one of the following types of analog to digital convertors the conversion time is practically independent of the amplitude of the analog signal?
View solution
Q. In 8085 microprocessor, which of the following is not vectored interrupt?
View solution
Q. In a programmable counter
View solution
Q. NAND gates can be used to produce edge triggering.
View solution
Q. The number of comparator circuits required to build a three-bit simultaneous A/D converter is
View solution
Q. -8 is equal to signed binary number
View solution
Q. Assume that only x and y logic inputs are available. What is the minimum number of 2-input NAND gates required to implement x Ꚛ y?
View solution
Q. In which function is each term known as minterm?
View solution
Q. How many and what are the machine cycles needed for execution of MOV D, C?
View solution
Q. The output data lines of microprocessor and memories are usually tristated because
View solution
Q. In the NMOS inverter
View solution
Q. A counter displays a sequence of numbers. If a reading corresponds to the hexadecimal number F52E, the next two readings are respectively
View solution
Q. In C-language f- = 9 is equivalent to
View solution
Q. Effective address is calculated by adding or subtracting displacement value to
View solution
Q. Typical switching time for ECL is
View solution
Q. For a logic family
VOH is the minimum output high level voltage
VOL is the maximum output low level voltage
VIH is the minimum acceptable input high level voltage
VIL is the maximum acceptable input low level voltage
The correct relationship is
View solution
Recommended Subjects
Are you eager to expand your knowledge beyond Electronics and Communication Engineering? We've handpicked a range of related categories that you might find intriguing.
Click on the categories below to discover a wealth of MCQs and enrich your understanding of various subjects. Happy exploring!