Q. -8 is equal to signed binary number

View solution

Q. Assume that only x and y logic inputs are available. What is the minimum number of 2-input NAND gates required to implement x Ꚛ y?

View solution

Q. In which function is each term known as minterm?

View solution

Q. How many and what are the machine cycles needed for execution of MOV D, C?

View solution

Q. The output data lines of microprocessor and memories are usually tristated because

View solution

Q. In the NMOS inverter

View solution

Q. A counter displays a sequence of numbers. If a reading corresponds to the hexadecimal number F52E, the next two readings are respectively

View solution

Q. In C-language f- = 9 is equivalent to

View solution

Q. Effective address is calculated by adding or subtracting displacement value to

View solution

Q. Typical switching time for ECL is

View solution

Q. For a logic family

VOH is the minimum output high level voltage
VOL is the maximum output low level voltage
VIH is the minimum acceptable input high level voltage
VIL is the maximum acceptable input low level voltage

The correct relationship is

View solution

Q. 2's complement representation of a 16 bit number (one sign bit and 15 magnitude bits) is FFFF. Its magnitude in decimal representation is

View solution

Q. The method used to transfer data from I/O units to memory by suspending the memory-CPU data transfer for one memory cycle is called

View solution

Q. Out of SAM and RAM

View solution

Q. Bipolar IC memories are fabricated using

View solution

Q. A 3 bit binary adder can add

View solution

Q. An 8156 has A₁₅ connected to its CE input. A₁₄ to A₈ are unconnected, and AD₇ to AC₀ are connected.Ignoring shadows, the port addresses

View solution

Q. In 8085 microprocessor, what is the length of IR (instruction register)?

View solution

Q. A sequence detector is required to give a logical output of 1 whenever the sequence 1011 is detected in the incoming pulse stream. Minimum number of flip-flops needed to built the sequence detector is

View solution

Q. In a shift register the data is loaded in one operation but shifted out one bit at a time, The shift register is

View solution