Question
a.
both master and slave are positively clocked
b.
both master and slave are negatively clocked
c.
master is positively clocked and slave is negatively clocked
d.
master is negatively clocked and slave is positively clocked
Posted under Electronics and Communication Engineering
Interact with the Community - Share Your Thoughts
Uncertain About the Answer? Seek Clarification Here.
Understand the Explanation? Include it Here.
Q. In a JK Master slave flip flop
Similar Questions
Explore Relevant Multiple Choice Questions (MCQs)
Q. A pulse train with a 1 MHz frequency is counted using a 1024 modulus ripple counter using JK flip flops. The maximum propagation delay for each flip-flop should be
View solution
Q. What will be maximum input that can be converted for a 6 bit dual slope A/D converter uses a reference of -6v and a 1 MHz clock. It uses a fixed count of 40 (101000).
View solution
Q. If number of information bits is 11, the number of parity bits in Hamming code is
View solution
Q. The number of digit 1 present in the binary representation of 3 x 512 + 7 x 64 + 5 x 8 + 3 is
View solution
Q. A full adder adds
View solution
Q. For a Mod 64 parallel counter we need
View solution
Q. If the inputs to a 2 input XOR gate are high then, the output is high.
View solution
Q. The number of select lines in a 16 : 1 multiplexer are
View solution
Q. 9's complement of 56₁₀ is
View solution
Q. Which of the following characteristic are necessary for a sequential circuit?
1. It must have 6 gates
2. It must have feedback
3. Its output should depend on past value
Which of the above statements are correct?
View solution
Q. 1011₂ x 101₂ = __________ ₁₀
View solution
Q. A combination circuit is one in which the output depends on
View solution
Q. 71₈ = __________ .
View solution
Q. A parallel in-parallel out shift register can be used to introduce delay in digital circuits.
View solution
Q. Binary multiplication can be done by repeated addition.
View solution
Q. Assertion (A): In totem pole output the output impedance is low.
Reason (R): TTL gate with active pull up should not be used in wired AND connection.
View solution
Q. The counter which require maximum number of FF for a given mod counter is
View solution
Q. The content of which of the following determines the state of the CPU at the end of the execute cycle (when the interrupt is recognized)?
1. Program counter
2. Processor register
3. Certain status conditions
Select the correct answer using the codes given below :
View solution
Q. In a gate output is Low if and only if all inputs are High. The gate is
View solution
Q. With on-chip decoding, n address lines can access
View solution
Recommended Subjects
Are you eager to expand your knowledge beyond Electronics and Communication Engineering? We've handpicked a range of related categories that you might find intriguing.
Click on the categories below to discover a wealth of MCQs and enrich your understanding of various subjects. Happy exploring!
