Question

The gates G1 and G2 in the figure have propagation delays of 10 n sec. and 20 n sec. respectively. If the input Vi makes an output change from logic 0 to 1 at time t = t₀ then the output wavefrom V₀ is

a.

A

b.

B

c.

C

d.

D

Answer: (d).D

Interact with the Community - Share Your Thoughts

Uncertain About the Answer? Seek Clarification Here.

Understand the Explanation? Include it Here.

Q. The gates G1 and G2 in the figure have propagation delays of 10 n sec. and 20 n sec. respectively. If the input Vi makes an output change from logic 0 to 1 at time t = t₀ then the...

Similar Questions

Explore Relevant Multiple Choice Questions (MCQs)

Q. The K-map for a Boolean function is shown in figure. The number of essential prime implicants for this function is

Q. In the given figure, the flip flop is

Q. The modulus of counter in the given figure is

Q. For the ring oscillator shown in the figure, the propagation delay of each inverter is 100 pico sec. What is the fundamental frequency of the oscillator output __________

Q. For the circuit of the given figure, the output equation is

Q. The inputs A, B, C of the given figure are applied to a 3 input NOR gate. The output is

Q. The circuit of the given figure gives the output Y =

Q. The number of product terms in the minimized sum of product expression obtained through the following K-map, where d, don't care.

Q. For the logic circuit of the given figure the simplified Boolean expression is

Q. In the circuit of the given figure, Y =

Q. If A = B = 1, the outputs P and Q in the given figure are

Q. In the given figure, Y =

Q. The minimized version of logic circuit in the given figure is

Q. In the given figure shows a negative logic AND gate. If positive logic is used this gate is equivalent to

Q. The Boolean function/implemented in the figure using two I/P multiplexers is

Q. For the logic circuit of the given figure the simplified Boolean equation

Q. In the given figure RC = RL = 1 kΩ, then V0 =

Q. Inputs A and B of the given figure are applied to a NAND gate. The output is LOW

Q. For the NMOS gate in the given figure, F =

Q. The logic circuit of the given figure is equivalent to

Recommended Subjects

Are you eager to expand your knowledge beyond Electronics and Communication Engineering? We've handpicked a range of related categories that you might find intriguing.

Click on the categories below to discover a wealth of MCQs and enrich your understanding of various subjects. Happy exploring!